## ELEC50001 – Circuits and Systems

## 2021 - 2022

Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 50% of the marks, other questions 25% each

Time allowed: 2 hours

# SOLUTIONS

1. (a) This question tests student's ability to read datasheet of an op-amp, and to demonstrate their understanding of the implications of the various parameter and thus what to expect from the performance of the op-amp.

## The relevant parameters are:

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth, Vo ≤ 0.2 V p-p	G = +1	12	15		MHz
Full Power Response	V <sub>0</sub> = 2 V p-p		3.2		MHz
Slew Rate	$G = -1, V_0 = 2 V Step$	13	20		V/µs
Settling Time					
to 0.1%	$G = -1, V_0 = 2 V Step$		250		ns
to 0.01%	G = -1, Vo = 2 V Step		300		ns

Assumption: we use typical parameter.

This is a non-inverting x10 amplifier. Therefore, ignoring gain-bandwidth product limitations, the output should be a sinewave with dc offset of 2V and amplitude of 1V. Since the supply is 3.3V, and AD823 has rail-to-rail capability, the output can swing between 1V to 3V.

This is however only part of the answer. The gain bandwidth product for small output swing (0.2Vp-p) is 15MHz. This is much higher than the signal frequency.

However, with  $R_L = 2k$ , the GBP drops to 3.2MHz. The gain is now -3dB lower than 20dB. Therefore, the amplitude is drop to 0.707V. Hence the correct answer would be between 1.3V and 2.7V.

[4]

(ii) The slew rate is 20V/us, therefore it takes 165ns to rise to 3.0V. However, the settling time is longer at 250ns.



(iii)

This is actually a recommended circuit from the datasheet (which is not provided during the inperson examination).

- I. The gain of the amplifier is 1.5 at the audio frequency range.
- II. The DC operating voltage at A and B is 1.1V, and at C is 1.1x1.5V = 1.65V.
- III. The input resistance seen from the 1uF capacitor is R//2R = 2/3 R. The value of R must be chosen such that  $2/3 \times RC \ll 20$ Hz. For example, R = 48k.
- IV. Cout again should be chosen such that Cout x  $32 \ll 20$ Hz. Therefore Cout could be 500uF.

[5]

<sup>(</sup>i)

#### FEEDBACK COMMENTS:

There was a mistake in reproduction of this examination paper, which resulted in the wrong datasheet was initially distributed with the examination paper. It was corrected after 15 minutes and students were given extra time at the end of the examination to compensate.

In true, this mistake (entirely my (Peter Cheung's) fault) caused disruption to student's flow and resulted in some students probably doing worse than they would if this did not happen. I therefore tried to marked more leniently on Q1a).

(i) Many students tried to derive the gain of the circuit from first principle – this resulted in too much time being spent for a question that is worth only 4 minutes. In previous years, I gave a revision lecture before the examination started when I taught students examination techniques. It did not happen this year (not sure why) and this definitely disadvantaged students.

Most students managed this part of Q1a). Also most students did not consider the impact of GBP on this part of the question. They lose 1 mark out of 4.

- Significant number of students only consider the gain of the circuit and NOT slew rate. Given that a similar question appears last year, I am surprised that that number of student did not get this part of Q1a)
- (iii) With hindsight, this part of Q1a) is probably too long takes more than 5 minutes.

General comments on Q1a)

• Given that this question is similar to Q1a) of last year's paper, I thought it would be rather easy for students. It turned out NOT to be. I think the reason is partly because these students are doing in-person examination for the first time. With hindsight, I think this question is harder and longer than desired.

(b) This question tests student's basic understanding of memory sizes and address decoding.

1	٠	>	
(	1	)	
١.	-	1	

Signal	Address range
RAM_CS	0000 – 7FFF
ROM_CS	A000 - BFFF
IO1_CS	FE00 – FE03
IO1_CS	FF00 – FF03

(ii)

 $RAM_CS = A15$   $ROM_CS = \sim (A15*\sim A14*A13)$   $IO1_CS = \sim (A15*A14*A13*A12*A11*A10*A9*\sim A8*\sim A7*\sim A6*\sim A5*\sim A4*\sim A3*\sim A2)$  $IO2_CS = \sim (A15*A14*A13*A12*A11*A10*A9*A8*\sim A7*\sim A6*\sim A5*\sim A4*\sim A3*\sim A2)$ 

[4]

[4]

(iii) Simple Verilog implementation using continuous assignment.

#### [2]

#### FEEDBACK COMMENTS:

A large proportion of students did not attempt this. Many of those who attempted this question got it wrong. Firstly, this year's students appear to have problem handling HEX numbers. For example 32k byte of RAM correspond to hex 8000 is something that they found difficult. Given that this is something both in tutorial problems and past paper, I am surprised!

Also many students got (iii) wrong because they forgot what is "continuous assignment", and the Verilog code has clock signal etc.

(c) This question examines student's understanding of digit circuit timing including setup and hold times, and the idea that inserting pipeline registers between logic potentially increases the system clock frequency.

(i) 
$$\max(t_{c-q} + t_{lut} \times 2 + t_{setup}) \le \min(t_{clk} + t_{buffer})$$

(ii) 
$$1 + 2x5 + 2 \le \text{tclk} + 2$$
, therefore  $\text{tclk} \ge 11$  ns. Fmax = 91MHz

[2]

[4]

(iii) Clock frequency can be increased by inserting a flip-flop between LUT\_1 and LUT\_2. Assuming that the inserted FF is also clocked by the same clock signal as FF2, and have the same timing constraints as FF1 and FF2, then the setup time constraint becomes:

$$1 + 5 + 2 \le \text{tclk} + 2$$
, and  $\text{tclk} \ge 6$  ns, Fmax is now = 167MHz.

[4]

#### FEEDBACK COMMENTS:

Those who understood timing constraints found (i) and (ii) easy and got full marks for both. Those who only memorised formula got it wrong. Most common is not to account for  $t_{buffer}$ .

Solution of (iii) is missed by most. Apart from the solution above, another acceptable answer is to increase the clock buffer delay.

- (d) This question tests student's understanding of basic DAC ideas.
  - (i) Resolution for 10-bit DAC is 3.3V/1024 = 3.22mV per LSB.
  - (ii) The reference voltage source "sees" a resistance of R (basic concept of the R-2R network is that every node downstream appears as a resistor R).

$$I_{in} = 16 I_0 = Vref/R$$
, therefore  $I_0 = 3.3V/(16 x R) = 0.206/R$  A.

With switch set at 9, the current flowing into the virtual earth terminal is  $9*I_0$ . Therefore V<sub>out</sub> = - 9\*0.206 = -1.854V.

[6]

[2]

## FEEDBACK COMMENTS:

Many students got it perfect. However, some students don't have an clue on (i) and some made (ii) much more difficult than desired.

(e) (i)This question tests student's knowledge in designing a combinatorial circuit in Verilog, and show some knowledge in the FPGA internal architecture



[8]

(ii) Each LUT can take 4 inputs, and therefore can implement one output. There are four outputs, therefore we need 4 LUTs or 4 LEs.

[2]

#### FEEDBACK COMMENTS:

- (i) Many students forgotten how to specify combinatorial circuits in Verilog, particularly given that this is a close book exam. Many even include a clock signal. Given that we had the 7 segment decoder in Lab, I am disappointed that so few students map that across to this problem.
- (ii) Most students could not answer this it shows that they have either forgotten the FPGA internal architecture or did not pay attention to what is inside the LE.

- 2. This question tests student's understanding application of op-amp from first principle.
  - (a) -ve input is virtual earth, therefore

$$I_{IN} = \frac{V_{IN}}{R}$$

Current most flow through capactor C due to high input impedance of op-amp. Since  $I_C = C \frac{dV_C}{dt}$ ,

$$I_{IN} = \frac{V_{IN}}{R} = -C \, \frac{dV_{OUT}}{dt}$$

Hence

$$\frac{dV_{OUT}}{dt} = -\frac{1}{RC}V_{IN} \text{ or } V_{OUT} = -\frac{1}{RC}\int V_{IN} dt$$

Take Laplace transform of both sides:

$$s V_{OUT}(s) = -\frac{1}{RC} V_{IN}(s)$$

Hence, transfer function

$$K(s) = -\frac{1}{RC} \times \frac{1}{s}$$

[5]

(b) The integrator now has three input branches. Using principle of superposition, we can consider these separately.

For X:  $V_1(s) = -\frac{1}{10RC} \frac{1}{s} X(s)$ 

For Y: 
$$V_1(s) = -\frac{1}{10RC} \frac{1}{s} Y(s)$$

For lower branch:  $V_1(s) = -\frac{1}{10RC} \frac{1}{s} \frac{V_1(s)}{2}$ 

Therefore, total  $V_1(s)$  is sum of these three terms:

$$V_1(s) = -\frac{1}{10RC} \left( \frac{1}{s} X(s) + \frac{1}{s} Y(s) + \frac{1}{s} \frac{V_1(s)}{2} \right) \quad \text{Eq. 1}$$
$$V_1(s) = -\frac{1}{\frac{1}{2} + 10RCs} \left( X(s) + Y(s) \right) \qquad \qquad \text{Eq. 2}$$

[10]

Hence,

(c) For the given component values, R=100k, C=0.1uF, therefore RC = 0.01.

$$X(s) = V_{OUT}(s) = \frac{1}{RC} \frac{1}{s} V_1(s) = 100 \frac{1}{s} V_1(s)$$
 Eq 3  
$$Y(s) = V_{IN}(s)$$

Substitute Eq 2 into Eq. 3 to eliminate  $V_1(s)$  gives

$$V_{OUT}(s) = 100 \frac{1}{s} V_1(s) = -100 \frac{1}{s} \left\{ \frac{1}{\frac{1}{2} + 0.1s} \left( V_{OUT}(s) + V_{IN}(s) \right) \right\}$$
$$= - \left\{ \frac{1000}{5s + s^2} \left( V_{OUT}(s) + V_{IN}(s) \right) \right\}$$

Therefore:

$$V_{OUT}(s)\left(1 + \frac{1000}{5s + s^2}\right) = -\frac{1000}{5s + s^2}V_{IN}(s)$$
$$H(s) = \frac{V_{OUT}(s)}{V_{IN}(s)} = -\frac{1000}{s^2 + 5s + 1000}$$
[10]

# FEEDBACK COMMENTS:

The majority of students did this well and many even got full marks. The problem is that those who apply KCL "blindly" took lots of time and pages to arrive at the final answer. As shown above, if one uses the principle of superposition, the solutions sort of fell out easily!

- 3. This question tests student's understanding of the serial peripheral interface, which is covered both through the lectures and the laboratory experiment.
  - (a) This is relatively straightforward:

```
// --- Submodule: Generate internal clock at 1 MHz -----
reg clk_1MHz; // 1Mhz clock derived from 50MHz
reg [4:0] ctr; // internal counter
parameter TIME_CONSTANT = 5'd24; // change this for dif
initial begin
    clk_1MHz = 0; // don't need to reset - don't car
    ctr = 5'b0; // ... Initialise when FPGA is cc
end
always @ (posedge sysclk) //
    if (ctr==0) begin
        ctr <= TIME_CONSTANT;
        clk_1MHz <= ~clk_1MHz; // toggle the output clock for
    end
    else
        ctr <= ctr - 1'b1;
// ---- end internal clock generator ------</pre>
```

[5]

```
(b)
```

```
// ---- Detect posedge of load with a small state machine
// .... FF set on posedge of load
// .... reset when dac_cs goes high at the end of DAC output cycle
reg [1:0] sr_state;
parameter IDLE = 2'b00,WAIT_CSB_FALL = 2'b01, WAIT_CSB_HIGH = 2'b10;
reg dac_start; // set if a DAC write is detected
initial begin
   sr_state = IDLE;
   dac_start = 1'b0; // set while sending data to DAC
   end
always @ (posedge sysclk)
   case (sr state)
      IDLE: if (load==1'b0) sr_state <= IDLE;</pre>
             else begin
                sr state <= WAIT CSB FALL;</pre>
                 dac_start <= 1'b1;</pre>
                 end
       WAIT_CSB_FALL: if (dac_cs==1'b1) sr_state <= WAIT_CSB_FALL;
             else sr state <= WAIT CSB HIGH;</pre>
       WAIT_CSB_HIGH: if (dac_cs==1'b0) sr_state <= WAIT_CSB_HIGH;
             else begin
                sr_state <= IDLE;</pre>
                 dac_start <= 1'b0;</pre>
                 end
       default: sr state <= IDLE;</pre>
   endcase
//----- End circuit to detect start and end of conversion
```

[10]

(c) This part of the question tests student's understanding of how Verilog HDL is mapped to digital circuits.



#### FEEDBACK COMMENTS:

- (a) Many students answer this part without symmetrical 1MHz clock, but a reproduction of the "tick" function in Labs.
- (b) Most students got this correctly showing that they understood how to specify FSM in Verilog
- (c) Many ran out of time to do this. Those who knew Verilog well was able to sketch the circuit easily.

#### GENERAL COMMENTS ON THIS PAPER

I think I unwittingly made this paper too hard. It is similar level of difficulties as last year's paper, except that last year, it was an open-book, remote-timed paper. This year was an in-person paper with a hiccup at the start of the examination.

Q1 average 26.4 out of 50

Q2 average 18.7 out of 25

Q3 average 10.9 out of 25

This is particularly true with Q1 – average only 26 out of 50 marks, when my target was 36 out of 50 marks. Q2 is what I expect with nearly 19 out of 25. Q3 average is lower, I think mostly due to running of time.

The overall average of Exam is 56% and Courework is 65%, which results in around 60% overall average. This is lower than last year, but not by too much.